ISPLSI5384VA-100LB of Lattice SuperWIDE High Density PLD

ISPLSI5384VA-100LB FPGAs Overview

The ispLSI 5000V Family of In-System Programmable High Density Logic Devices is based on Generic Logic Blocks (GLBs) of 32 registered macrocells and a single Global Routing Pool (GRP) structure interconnecting the GLBs.

Outputs from the GLBs drive the Global Routing Pool (GRP) between the GLBs. Switching resources are provided to allow signals in the Global Routing Pool to drive any or all the GLBs in the device. This mechanism allows fast, efficient connections across the entire device.

Each GLB contains 32 macrocells and a fully populated, programmable AND-array with 160 logic product terms and five extra control product terms. The GLB has 68 inputs from the Global Routing Pool which are available in both true and complement form for every product term.

Features

• SuperWIDE HIGH-DENSITY IN-SYSTEM PROGRAMMABLE LOGIC

— 3.3V Power Supply

— User Selectable 3.3V/2.5V I/O

— 18,000 PLD Gates / 384 Macrocells

— Up to 288 I/O Pins

— 384 Registers

— High-Speed Global Interconnect

— SuperWIDE 32 Generic Logic Block (GLB) Size for Optimum Performance

— SuperWIDE Input Gating (68 Inputs) for Fast Counters, State Machines, Address Decoders, etc.

— PCB Efficient Ball Grid Array (BGA) Package Options

— Interfaces with Standard 5V TTL Devices

• HIGH PERFORMANCE E2 CMOS TECHNOLOGY

— fmax = 125 MHz Maximum Operating Frequency

— tpd = 7.5 ns Propagation Delay

— Enhanced tsu2 = 7 ns, tsu3 (CLK0/1) = 4.5ns, tsu3 (CLK2/3) = 3.5ns

— TTL/3.3V/2.5V Compatible Input Thresholds and Output Levels

— Electrically Erasable and Reprogrammable

— Non-Volatile

— Programmable Speed/Power Logic Path Optimization

• IN-SYSTEM PROGRAMMABLE

— Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality

— Reprogram Soldered Devices for Faster Debugging

• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE AND 3.3V IN-SYSTEM PROGRAMMABLE

• ARCHITECTURE FEATURES

— Enhanced Pin-Locking Architecture with SingleLevel Global Routing Pool and SuperWIDE GLBs

— Wrap Around Product Term Sharing Array Supports up to 35 Product Terms Per Macrocell

— Macrocells Support Concurrent Combinatorial and Registered Functions

— Macrocell Registers Feature Multiple Control Options Including Set, Reset and Clock Enable

— Four Dedicated Clock Input Pins Plus Macrocell Product Term Clocks

— Slew and Skew Programmable I/O (SASPI/O) Supports Programmable Bus Hold, Pull-up, Open Drain and Slew and Skew Rate Options

— Six Global Output Enable Terms, Two Global OE Pins and One Product Term OE per Macrocell

• ispDesignEXPERT – LOGIC COMPILER AND COMPLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING

— Superior Quality of Results

— Tightly Integrated with Leading CAE Vendor Tools

— Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER

— PC and UNIX Platforms

FAQ

Q: Does the price of ISPLSI5384VA-100LB devices fluctuate frequently?
The FPGAkey search engine monitors the ISPLSI5384VA-100LB inventory quantity and price of global electronic component suppliers in real time, and regularly records historical price data. You can view the historical price trends of electronic components to provide a basis for your purchasing decisions.
Q: Do I have to sign up on the website to make an inquiry for ISPLSI5384VA-100LB?
No, only submit the quantity, email address and other contact information required for the inquiry of ISPLSI5384VA-100LB, but you need to sign up for the post comments and resource downloads.
Q: How can I obtain software development tools related to the Lattice FPGA platform?
Lattice's development environment uses Diamone. These recommendations are all reference opinions. The specific choice depends on personal habits and functional requirements to specifically select a more suitable match. You can search and download through the FPGA resource channel.
Q: Where can I purchase Lattice ispLSI5384VA Development Boards, Evaluation Boards, or SuperWIDE High Density PLD Starter Kit? also provide technical information?
FPGAkey does not provide development board purchase services for the time being, but customers often consult about ZedBoard, Basys 3 board, TinyFPGA BX, Nexys4-DDR, Terasic DE10-Nano, Digilent Arty S7, etc. If you need relevant technical information, you can submit feedback information, our technicians will contact you soon.
Q: How to obtain ISPLSI5384VA-100LB technical support documents?
Enter the "ISPLSI5384VA-100LB" keyword in the search box of the website, or find these through the Download Channel or FPGA Forum .
Q: What should I do if I did not receive the technical support for ISPLSI5384VA100LB in time?
Depending on the time difference between your location and our location, it may take several hours for us to reply, please be patient, our FPGA technical engineer will help you with the ISPLSI5384VA-100LB pinout information, replacement, datasheet in pdf, programming tools, starter kit, etc.