$0 - $0 | 1 Pieces(Min. Order)
Lattice
PQFP-240
No RoHS
Obsolete
Factory Excess Stock / Franchised Distributor
CPLD ispLSI 3000 Family
CPLD ispLSI 3000 Family 9K Gates 192 Macro Cells 100MHz 5V 240-Pin PQFP
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe basic unit of logic on the ispLSI 3192 device is the Twin Generic Logic Block (Twin GLB) labelled A0, A1...F3. There are a total of 24 of these Twin GLBs in the ispLSI 3192 device. Each Twin GLB has 24 inputs, a programmable AND array and two OR/Exclusive-OR Arrays, and eight outputs which can be configured to be either combinatorial or registered. All Twin GLB inputs come from the GRP.
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
Support