$1.508 - $1.675 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe ISPGAL22V10AV-75LN is manufactured using Lattice Semiconductor’s advanced E2 CMOS process, which combines CMOS with Electrically Erasable (E2 ) floating gate technology. With an advanced E2 low-power cell and full CMOS logic approach, the ISPGAL22V10AV-75LN devices offers fast pin-to-pin speeds, while simultaneously delivering low standby power without requiring any “turbo bits” or other traditional power management schemes. The ispGAL22V10A can interface with both 3.3V, 2.5V and 1.8V signal levels.
The ISPGAL22V10AV-75LN is functionally compatible with the ispGAL22LV10, GAL22LV10 and GAL22V10.
The Lattice SPLD - Simple Programmable Logic Devices series ISPGAL22V10AV-75LN is SPLD - Simple Programmable Logic Devices PROGRAMMABLE LO VOLT E2CMOS PLD, View Substitutes & Alternatives along with datasheets, stock, pricing from Authorized Distributors at FPGAkey.com, and you can also search for other FPGAs products. ■ High Performance
• tPD = 2.3ns propagation delay
• fMAX = 455 MHz maximum operating frequency
• tCO = 2ns maximum from clock input to data output
• tSU = 1.3 ns clock set-up time
■ Low Power
• 1.8V core E2 CMOS technology
• Typical standby power <300µW (ispGAL22V10AC)
• CMOS design techniques provide low static and dynamic power
■ Space-Saving Packaging
• Available in 32-pin QFNS (Quad Flat-pack, No lead, Saw-singulated) package 5mm x 5mm body size1
■ Easy System Integration
• Operation with 3.3V (ispGAL22V10AV), 2.5V
(ispGAL22V10AB) or 1.8V (ispGAL22V10AC)supplies
• Operation with 3.3V, 2.5V or 1.8V LVCMOS I/O
• 5V tolerant I/O for LVCMOS 3.3 interface
• Hot-socketing
• Open-drain capability
• Input pull-up, pull-down or bus-keeper
• Lead-free package option
• Programmable output slew rate
• 3.3V PCI compatible
■ In-System Programmable
• IEEE 1149.1 boundary scan testable
• 3.3V/2.5V/1.8V in-system programmable
(ISP) using IEEE 1532 compliant interface
■ E2 CELL TECHNOLOGY
• In-system programmable logic
• 100% tested/100% yields
• High speed electrical erasure (<50ms)
• DMA control
• State machine control
• High speed graphics processing
• Software-driven hardware configuration
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
| Specification | Value |
|---|---|
| Logic Family | ispGAL |
| Number of Macrocells | 10 |
| Maximum Operating Frequency | 166 MHz |
| Delay Time | 7.5 nS |
| Operating Supply Voltage | 3 V to 3.6 V |
| Supply Current | 90 mA |
| Maximum Operating Temperature | + 90 C |
| Minimum Operating Temperature | 0 C |
| Mounting Style | SMD/SMT |
| Package / Case | QFN-32 |
| Operating Temperature | 0 C to + 90 C |
| Packaging | Tube |
| Factory Pack Quantity | 2450 |
| Supply Voltage - Max | 3.6 V |
| Supply Voltage - Min | 3 V |
151+ $1.6748
Support