This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Familis > SPLD GAL Family > GAL18V10B 20LJ
GAL18V10B 20LJ

Images are for reference only.

GAL18V10B 20LJ

Get Latest Price >

$2.1 - $32 | 1 Pieces(Min. Order)

Lattice

PLCC-20

-

-

Factory Excess Stock / Franchised Distributor

PAD

IC CPLD 10MC 20NS 20PLCC

Do you want to buy more and get a better price for GAL18V10B 20LJ? Please fill in the short form below:
quantity
email
contact
company
content

GAL18V10B 20LJ FPGAs Overview

The GAL18V10, at 7.5 ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2 ) floating gate technology to provide a very flexible 20-pin PLD. CMOS circuitry allows the GAL18V10B 20LJ to consume much less power when compared to its bipolar counterparts. The E2 technology offers high speed (<100ms) erase times, providing the ability to reprogram or reconfigure the device quickly and efficiently.

By building on the popular 22V10 architecture, the GAL18V10 eliminates the learning curve usually associated with using a new device architecture. The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The GAL18V10B 20LJ OLMC is fully compatible with the OLMC in standard bipolar and CMOS 22V10 devices.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

Features

• HIGH PERFORMANCE E2CMOS TECHNOLOGY
— 7.5 ns Maximum Propagation Delay
— Fmax = 111 MHz
— 5.5 ns Maximum from Clock Input to Data Output
— TTL Compatible 16 mA Outputs
— UltraMOS Advanced CMOS Technology
• LOW POWER CMOS
— 75 mA Typical Icc
• ACTIVE PULL-UPS ON ALL PINS
• E2
CELL TECHNOLOGY
— Reconfigurable Logic
— Reprogrammable Cells
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100ms)
— 20 Year Data Retention
• TEN OUTPUT LOGIC MACROCELLS
— Uses Standard 22V10 Macrocell Architecture
— Maximum Flexibility for Complex Logic Designs
• PRELOAD AND POWER-ON RESET OF REGISTERS
— 100% Functional Testability
• APPLICATIONS INCLUDE:
— DMA Control
— State Machine Control
— High Speed Graphics Processing
— Standard Logic Speed Upgrade
• ELECTRONIC SIGNATURE FOR IDENTIFICATION

FAQ

  • Q: Does the price of GAL18V10B 20LJ devices fluctuate frequently?
  • The FPGAkey search engine monitors the GAL18V10B 20LJ inventory quantity and price of global electronic component suppliers in real time, and regularly records historical price data. You can view the historical price trends of electronic components to provide a basis for your purchasing decisions.
  • Q: Do I have to sign up on the website to make an inquiry for GAL18V10B 20LJ?
  • No, only submit the quantity, email address and other contact information required for the inquiry of GAL18V10B 20LJ, but you need to sign up for the post comments and resource downloads.
  • Q: How can I obtain software development tools related to the Lattice FPGA platform?
  • Lattice's development environment uses Diamone. These recommendations are all reference opinions. The specific choice depends on personal habits and functional requirements to specifically select a more suitable match. You can search and download through the FPGA resource channel.
  • Q: Where can I purchase Lattice GAL18V10 Development Boards, Evaluation Boards, or SPLD GAL Starter Kit? also provide technical information?
  • FPGAkey does not provide development board purchase services for the time being, but customers often consult about ZedBoard, Basys 3 board, TinyFPGA BX, Nexys4-DDR, Terasic DE10-Nano, Digilent Arty S7, etc. If you need relevant technical information, you can submit feedback information, our technicians will contact you soon.
  • Q: How to obtain GAL18V10B 20LJ technical support documents?
  • Enter the "GAL18V10B 20LJ" keyword in the search box of the website, or find these through the Download Channel or FPGA Forum .
  • Q: What should I do if I did not receive the technical support for GAL18V10B 20LJ in time?
  • Depending on the time difference between your location and our location, it may take several hours for us to reply, please be patient, our FPGA technical engineer will help you with the GAL18V10B 20LJ pinout information, replacement, datasheet in pdf, programming tools, starter kit, etc.

Application Field

  • AI

    Artificial Intelligence

  • 5G Technology

    5G Technology

  • Cloud Computing

    Cloud Computing

  • Consumer Electronics

    Consumer Electronics

  • Wireless

    Wireless Technology

  • Industrial Control

    Industrial Control

  • Internet of Things

    Internet of Things

  • Medical Equipment

    Medical Equipment

Technical Documents

  • GAL18V10 Specifications SPLD GAL Family Data sheet Download>>

GAL18V10B 20LJ PDF Preview

GAL18V10B 20LJ Tags

  • Lattice GAL18V10
  • GAL18V10 development board
  • SPLD GAL evaluation kit
  • Lattice SPLD GAL development board
  • SPLD GAL starter kit
  • SPLD GAL GAL18V10
  • GAL18V10 reference design
  • GAL18V10 evaluation board
  • GAL18V10B 20LJ Datasheet PDF

Other Authorized Distributors (Fpgakey will provide Competitive price from all franchised resource.)

  • DISTRIBUTOR
  • PART NUMBER
  • MANUFACTURER
  • DESCRIPTION
  • STOCK
  • PRICE
  • BUY
  • arrow
  • GAL18V10B-10LJ
  • Lattice Semiconductor Corporation
  • 1609
  • 1+ $25.2027
    25+ $18.9059
    100+ $15.7497
    500+ $12.6092
    1000+ $11.8123

  • arrow
  • GAL18V10B-15LJ
  • Lattice Semiconductor Corporation
  • 273
  • 1+ $31.7338
    25+ $21.1559
    100+ $15.8747

  • arrow
  • GAL18V10B-20LJ
  • Lattice Semiconductor Corporation
  • 1609
  • 1+ $16.6716
    25+ $12.4998
    100+ $10.4217
    500+ $8.3436
    1000+ $7.8124

  • mouser
  • GAL18V10B-10LJ
  • Lattice
  • SPLD - Simple Programmable Logic Devices 18 INPUT 10 OUTPUT 5 V LOW POWER 10ns
  • 0
  • 1+ $3.97

  • mouser
  • GAL18V10B-10LP
  • Lattice
  • SPLD - Simple Programmable Logic Devices 18 INPUT 10 OUTPUT 5 V LOW POWER 10ns
  • 0
  • 1+ $3.97

  • mouser
  • GAL18V10B-15LJ
  • Lattice
  • SPLD - Simple Programmable Logic Devices 18 INPUT 10 OUTPUT 5 V LOW POWER 15ns
  • 0
  • 1+ $3.00

  • mouser
  • GAL18V10B-15LP
  • Lattice
  • SPLD - Simple Programmable Logic Devices 18 Input 10 Output 5V Low Power 15ns
  • 0
  • 1+ $2.85

  • mouser
  • GAL18V10B-20LJ
  • Lattice
  • SPLD - Simple Programmable Logic Devices 18 INPUT 10 OUTPUT 5 V LOW POWER 20ns
  • 0
  • 1+ $2.25

  • mouser
  • GAL18V10B-20LP
  • Lattice
  • SPLD - Simple Programmable Logic Devices 18 Input 10 Output 5V Low Power 20ns
  • 0
  • 1+ $2.10

  • verical
  • GAL18V10B-10LJ
  • LATTICE
  • GAL Family 10 Macro Cells 105MHz 5V 20-Pin PLCC
  • 1609
  • 10+ $21.6142
    25+ $16.2140
    100+ $13.5072
    500+ $10.8138
    1000+ $10.1304

  • verical
  • GAL18V10B-15LJ
  • LATTICE
  • SPLD GAL Family 10 Macro Cells 66.7MHz 5V 20-Pin PLCC
  • 273
  • 5+ $27.2154
    25+ $18.1436
    100+ $13.6144

  • verical
  • GAL18V10B-20LJ
  • LATTICE
  • SPLD GAL Family 10 Macro Cells 62.5MHz 5V 20-Pin PLCC
  • 1609
  • 4+ $14.2978
    25+ $10.7200
    100+ $8.9378
    500+ $7.1556
    1000+ $6.7000

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.