Can Virtex-6 be interconnected via PCI EXPRESS cable?
Posted by Meg Peng · On Jul 23, 2020 at 14:54 PM
4
Can Virtex-6 be interconnected via PCI EXPRESS cable?
Posted by Meg Peng · On Jul 23, 2020 at 14:54 PM
4
Is the highest frequency of the DSP on V6 related to the bit width of the multiplication?
Posted by Meg Peng · On Jul 23, 2020 at 14:47 PM
5
When using FIFO, what is the difference between using primitives and using IP.
Posted by Meg Peng · On Jul 23, 2020 at 14:42 PM
2
Does FWFT have any advantages over FIFO?
Posted by DORIS · On Jul 23, 2020 at 14:37 PM
4
Help: About the use of Input/Output Delay Element (IODELAYE1).
Posted by DORIS · On Jul 23, 2020 at 14:33 PM
5
How does the gtx module of virtex6 implement the srio interface.
Posted by Natasha Tokatlian · On Jul 23, 2020 at 14:29 PM
1
FPGA controls the RAID device.
Posted by Matteo Scalcione · On Jul 23, 2020 at 14:24 PM
3
Regarding the use of the CF card on the ML605 development board.
Posted by Mark Arvin · On Jul 23, 2020 at 14:16 PM
3
How do the arm and fpga of the ZED board communicate?
Posted by Mark Arvin · On Jul 23, 2020 at 14:06 PM
2
What are the timing constraints of differential clock input?
Posted by Jim.T · On Jul 23, 2020 at 14:04 PM
1
Can the gigabit IO of virtex-6 be used as normal IO?
Posted by sonia touati · On Jul 23, 2020 at 13:46 PM
2
Bootloader issue with Ethernet soft core.
Posted by Sylvia · On Jul 23, 2020 at 13:40 PM
3
About PCI express link rate and width.
Posted by Sylvia · On Jul 23, 2020 at 12:25 PM
8
Why is the counter misaligned?
Posted by Michael Pinneke · On Jul 23, 2020 at 12:19 PM
4
How to solve several errors in ise14.2?
Posted by jamie · On Jul 23, 2020 at 12:16 PM
2
Why can't I call out the internal waveform when writing the do file in Modelsim.
Posted by Ficken Bumsen · On Jul 23, 2020 at 12:13 PM
2
How to simulate VHDL in modelsim.
Posted by Stefan Andrey · On Jul 23, 2020 at 12:07 PM
6
Problems when compiling testbench with modelsim.
Posted by Philipp Zielinski · On Jul 23, 2020 at 12:05 PM
2
Posted by Rodolfo Lehner · On Jul 23, 2020 at 12:02 PM
2
There is a problem with modelsim two-way frequency.
Posted by zana villegas · On Jul 23, 2020 at 11:57 AM
4
Xilinx PLCC
Field Programmable Gate Array
Xilinx BGA
CPLD CoolRunner -II Family 750 Gates 32 Macro Cells 323MHz 0.18um, CMOS Technology 1.8V 56-Pin CSBGA
CPLD CoolRunner -II Family 750 Gates 32 Macro Cells 323MHz 0.18um, CMOS Technology 1.8V 44-Pin VQFP
Support
