Verilog implements floor, round rounding and saturation operations.
Posted by Juan Hsiung · On Jul 02, 2020 at 20:28 PM
1
Verilog implements floor, round rounding and saturation operations.
Posted by Juan Hsiung · On Jul 02, 2020 at 20:28 PM
1
Posted by Matteo Scalcione · On Jul 02, 2020 at 20:25 PM
2
Ask God to explain the SPI code, there are a few points that are not very clear, thanks!
Posted by Stefan Andrey · On Jul 02, 2020 at 20:12 PM
4
Verilog-DS18B20-Serial output temperature value.
Posted by Sylvia · On Jul 02, 2020 at 20:11 PM
1
Posted by zana villegas · On Jul 02, 2020 at 20:07 PM
2
vivado stopped at a point in time during the simulation.
Posted by sonia touati · On Jul 02, 2020 at 20:04 PM
1
About readback: the relationship between Bram content and impact.bin?
Posted by Allen Chi · On Jul 02, 2020 at 19:54 PM
3
Posted by Stefan Andrey · On Jul 02, 2020 at 19:51 PM
3
Verilog master look at my reg variable to determine why the second writing method compile error?
Posted by Michael Pinneke · On Jul 02, 2020 at 19:48 PM
2
Why write combinational logic and sequential logic separately?
Posted by Mark Arvin · On Jul 02, 2020 at 19:46 PM
1
GTX optical fiber transmission on FPGA.
Posted by Mark Arvin · On Jul 02, 2020 at 19:44 PM
2
STM32 SPI connection EPM240T100C5N data is unstable.
Posted by Michael Pinneke · On Jul 02, 2020 at 19:41 PM
4
3-way AD7689 acquisition program for advice?
Posted by Mark Arvin · On Jul 02, 2020 at 19:35 PM
2
A problem with sequential circuits.
Posted by tomasz pindar · On Jul 02, 2020 at 19:29 PM
2
Help! The first time to write a test file, please ask the God what went wrong?
Posted by Sylvia · On Jul 02, 2020 at 19:24 PM
2
Definition of registers in Verilog.
Posted by Natasha Tokatlian · On Jul 02, 2020 at 11:49 AM
3
Posted by tomasz pindar · On Jun 28, 2020 at 20:24 PM
3
The output in verilog is one cycle behind the input.
Posted by Michael Pinneke · On Jun 26, 2020 at 16:36 PM
1
Mengxin is writing verilog code about digital tube display.
Posted by tomasz pindar · On Jun 26, 2020 at 16:04 PM
1
Why use Verilog to write the counter, why the output is always 0?
Posted by sonia touati · On Jun 26, 2020 at 13:47 PM
2
FPGA Spartan-3E Family 500K Gates 10476 Cells 572MHz 90nm Technology 1.2V 256-Pin FTBGA
Xilinx PLCC
Field Programmable Gate Array
Xilinx BGA
CPLD CoolRunner -II Family 750 Gates 32 Macro Cells 323MHz 0.18um, CMOS Technology 1.8V 56-Pin CSBGA
Support
