Can the EtherCAT master protocol be implemented using FPGA/DSP?

Reply