The PCI-E reference design given by Xinlinx is based on gold fingers. Can its modules support cable-based interconnection (including upstream system and downstream system) to connect two FPGAs with cables?

Reply