There are two questions to ask: 1. Can the shift register and ram in the quartus ip core realize parallel input and serial output? How can I set it up? 2. Where can I find the ip catalog in quartus13.0?
Author: Mark Arvin Jul 06, 2020 1891
There are two questions to ask: 1. Can the shift register and ram in the quartus ip core realize parallel input and serial output? How can I set it up? 2. Where can I find the ip catalog in quartus13.0?
Cary Posted on 2020/7/7 10:40:01
Lou is the main one?
Edward Posted on 2020/7/7 12:52:05
Is it possible to set a dual-port ram, and then set the bit width of the two ports separately, for example, the a port is set to 8 bits, which is used as the input port, and the b port is set to be serial for output. You can see if this works.
Reply 0
Eilian Posted on 2020/7/7 19:40:30
It is useless to turn off a shift register; the address and width control to be read out. Do you want to implement parallel to SPI or other functions.
Reply 0Manufacturer:Xilinx
Product Categories: FPGAs
Lifecycle:Obsolete -
RoHS:
Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Obsolete -
RoHS:
Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Obsolete -
RoHS:
Manufacturer:Xilinx
Product Categories:
Lifecycle:Obsolete -
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: CPLDs
Lifecycle:Active Active
RoHS:
Support
