When reading and writing ddr2, how to use DQS signal, can it not be used?
Author: Rodolfo Lehner Jul 03, 2020 1502
When reading and writing ddr2, how to use DQS signal, can it not be used?
Norman Posted on 2020/7/4 12:29:09
DQS is a valid data signal. This is controlled by the MCB's hard core, and users do not need to care.
Reply 0Noah Posted on 2020/7/4 14:41:42
DQS DQS_N is the interface between the controller and the DDR2 chip, and the user cannot control it. These two signals must be useful.
Reply 0Laurent Posted on 2020/7/4 21:29:32
DQS is the source synchronous clock. DQS is used to read the corresponding data DQ at the receiving end. Both the rising and falling edges are valid.
Reply 0Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Active Active
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories:
Lifecycle:Any -
RoHS:
Manufacturer:Xilinx
Product Categories: CPLDs
Lifecycle:Active Active
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: Contrôleur logique
Lifecycle:Obsolete -
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: Programmable logic array
Lifecycle:Any -
RoHS: -
Support