When the rising edge of posedin comes, how to count it with clk_in signal, within one cycle of posedin, when the count reaches 4, the count is set to 0.
Author: zana villegas Jul 03, 2020 1391
When the rising edge of posedin comes, how to count it with clk_in signal, within one cycle of posedin, when the count reaches 4, the count is set to 0.
Dick Posted on 2020/7/4 12:20:23
Can't you change it by yourself?
Reply 0
Bren Posted on 2020/7/4 14:32:56
Each clk_in reads the posedin. When it detects that the upper 0 changes to 1, count++
Reply 0
Gabriel Posted on 2020/7/4 21:20:45
Am I poor in understanding? Count it? Is it posedin? Have to count to 4 in a posedin cycle?
Reply 0Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Unconfirmed -
RoHS:
Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Active Active
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories:
Lifecycle:Any -
RoHS:
Manufacturer:Xilinx
Product Categories: CPLDs
Lifecycle:Active Active
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: Contrôleur logique
Lifecycle:Obsolete -
RoHS: No RoHS
Support
