What is the difference between ZCU102, ZCU104 and ZCU106?
Posted by stephen david · On Nov 25, 2020 at 10:04 AM
1
What is the difference between ZCU102, ZCU104 and ZCU106?
Posted by stephen david · On Nov 25, 2020 at 10:04 AM
1
Test FPGA-Design error on Spartan 6-LX9
Posted by Stefan Andrey · On Nov 24, 2020 at 02:00 AM
3
Has the camera driver of Xilinx Zynq development board been written by God?
Posted by Stefan Andrey · On Nov 23, 2020 at 20:14 PM
0
Posted by Philipp Zielinski · On Nov 23, 2020 at 03:04 AM
0
Is there a problem with Zynq Ultrascale + MPSOC itself?
Posted by Rodolfo Lehner · On Nov 22, 2020 at 06:24 AM
4
Spartan 6 SPI Flash EOL replacement.
Posted by Rodolfo Lehner · On Nov 21, 2020 at 18:54 PM
3
How to implement multiplication on Spartan 6?
Posted by zana villegas · On Nov 21, 2020 at 10:21 AM
1
Posted by stephen david · On Nov 20, 2020 at 09:13 AM
0
DE0 FPGA compilation error, not enough Memory Bit.
Posted by Ficken Bumsen · On Nov 19, 2020 at 08:14 AM
0
Help! ! The device shows usbblaster but quatus just can't recognize it!
Posted by jamie · On Nov 18, 2020 at 22:11 PM
4
Solve the problem that the usb-blaster cannot recognize.
Posted by sonia touati · On Nov 17, 2020 at 15:25 PM
3
Quartus II 11.0 cannot recognize USB Blaster.
Posted by Sylvia · On Nov 17, 2020 at 05:48 AM
5
The USB to JTAG driver of ZYNQ-7000 cannot be used.
Posted by Allen Chi · On Nov 15, 2020 at 17:38 PM
0
How to start linux on Zynq 7000 motherboard using Windows?
Posted by Mark Arvin · On Nov 15, 2020 at 01:10 AM
1
What does the Zynq-7000 set number mean?
Posted by Mark Arvin · On Nov 14, 2020 at 22:27 PM
2
Is it displayed with basys3 camera image?
Posted by Matteo Scalcione · On Nov 14, 2020 at 07:10 AM
1
On the issue of clock domain synchronization.
Posted by DORIS · On Nov 13, 2020 at 18:18 PM
3
FPGA uses different clocks to read and write SRAM problems.
Posted by Luigi Iuliano · On Nov 13, 2020 at 18:11 PM
3
cpld and fpga power supply problem.
Posted by Leon Hidalgo · On Nov 13, 2020 at 15:03 PM
1
Quartus 15.1 i.e. Quartus Prime Standard cannot recognize devices.
Posted by Natasha Tokatlian · On Nov 12, 2020 at 22:21 PM
3
FPGA Spartan-IIE Family 50K Gates 1728 Cells 400MHz 0.15um Technology 1.8V 208-Pin PQFP
Xilinx QFP100
Xilinx TQFP44
FPGA Spartan-XL Family 5K Gates 238 Cells 217MHz 3.3V 84-Pin PLCC
FPGA Spartan Family 10K Gates 466 Cells 166MHz 5V 144-Pin TQFP EP
Support
