This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Download Documents > Source Code > CPLD design Verilog routines counter experiment engineering file source code - Download Documents

CPLD design Verilog routines counter experiment engineering file source code

Document Type: Source Code

Size: 227.86KB

Download Count: 103

Published time: 2020.07.03

Introduction

From this article you will get more information about FPGA CPLD design Verilog routine, counter experiment engineering file source code, so you just need to read it carefully.

  • XC3S100E-5TQG144I

    Manufacturer:Xilinx

  • Xilinx QFP FPGAS
  • Product Categories: FPGAS

    Lifecycle:Any -

    RoHS: -

  • XC3S100E-VQG100DGQ

    Manufacturer:Xilinx

  • Xilinx QFP100
  • Product Categories:

    Lifecycle:Any -

    RoHS: -

  • XA2C128-7CPG132I

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 3K Gates 128 Macro Cells 152MHz 0.18um Technology 1.8V Automotive 132-Pin CSBGA
  • Product Categories: CPLDs

    Lifecycle:Active Active

    RoHS:

  • XA2C256-7TQG144I

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 6K Gates 256 Macro Cells 152MHz 0.18um Technology 1.8V Automotive 144-Pin TQFP
  • Product Categories: CPLDs

    Lifecycle:Active Active

    RoHS:

  • XA2C256-8VQG100Q

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 6K Gates 256 Macro Cells 139MHz 0.18um Technology 1.8V Automotive 100-Pin VTQFP
  • Product Categories: CPLDs

    Lifecycle:Active Active

    RoHS:

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.