$22.546 - $1654.412 | 1 Pieces(Min. Order)
Altera
RQFP-208
NRND
Factory Excess Stock / Franchised Distributor
MAX 9000 Devices
CPLD MAX 9000 Family 6K Gates 320 Macro Cells 144.9MHz 5V 208-Pin RQFP
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe MAX 9000 family of in-system-programmable, high-density, highperformance EPLDs is based on Altera’s third-generation MAX architecture. Fabricated on an advanced CMOS technology, the EEPROMbased MAX 9000 EPM9320ARI208-10N provides 6,000 to 12,000 usable gates, pin-to-pin delays as fast as 10 ns, and counter speeds of up to 144 MHz.
High-performance CMOS EEPROM-based programmable logic devices (PLDs) built on third-generation Multiple Array MatriX (MAX) architecture
■ 5.0-V in-system programmability (ISP) through built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface
■ Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990
■ High-density erasable programmable logic device (EPLD) family ranging from 6,000 to 12,000 usable gates (see Table 1)
■ 10-ns pin-to-pin logic delays with counter frequencies of up to 144 MHz
■ Fully compliant with the peripheral component interconnect Special Interest Group’s (PCI SIG) PCI Local Bus Specification, Revision 2.2
■ Dual-output macrocell for independent use of combinatorial and registered logic
■ FastTrack Interconnect for fast, predictable interconnect delays
■ Input/output registers with clear and clock enable on all I/O pins
■ Programmable output slew-rate control to reduce switching noise
■ MultiVolt I/O interface operation, allowing devices to interface with 3.3-V and 5.0-V devices
■ Configurable expander product-term distribution allowing up to 32 product terms per macrocell
■ Programmable power-saving mode for more than 50% power reduction in each macrocell
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
Programmable Type
In System Programmable
Delay Time tpd(1) Max
10.0ns
Voltage Supply - Internal
4.75V ~ 5.25V
Number of Logic Elements/Blocks
20
Number of Macrocells
320
Number of Gates
6000
Number of I/O
132
Operating Temperature
0??C ~ 70??C (TA)
Mounting Type
Surface Mount
Package / Case
208-BFQFP Exposed Pad
Supplier Device Package
208-RQFP (28x28)
14+ $26.2416
20+ $25.8720
30+ $25.1328
70+ $24.5784
140+ $23.6544
700+ $23.1000
1400+ $22.5456
11+ $24.8593
Support