This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Familis > Classic EPLD Family > EP910IPC-50

Images are for reference only.


Get Latest Price >

$20.13 - $23 /Piece | 1 Piece/Pieces (Min. Order)





Factory Excess Stock / Franchised Distributor

Classic EPLD Family

Do you want to buy more and get a better price for EP910IPC-50? Please fill in the short form below:

EP910IPC-50 FPGAs Overview

The Altera ClassicTM device family offers a solution to high-speed, lowpower logic integration. Fabricated on advanced CMOS technology, Classic devices also have a Turbo-only version, which is described in this data sheet.

Classic devices support 100% TTL emulation and can easily integrate multiple PAL- and GAL-type devices with densities ranging from 300 to 900 usable gates. The Classic family provides pin-to-pin logic delays as low as 10 ns and counter frequencies as high as 100 MHz. Classic devices are available in a wide range of packages, including ceramic dual in-line package (CerDIP), plastic dual in-line package (PDIP), plastic J-lead chip carrier (PLCC), ceramic J-lead chip carrier (JLCC), pin-grid array (PGA), and small-outline integrated circuit (SOIC) packages.

EPROM-based Classic devices can reduce active power consumption without sacrificing performance. This reduced power consumption makes the Classic family well suited for a wide range of low-power applications.

Classic devices are 100% generically tested devices in windowed packages and can be erased with ultra-violet (UV) light, allowing design changes to be implemented quickly.


■ High-performance, 16-macrocell Classic EPLD

– Combinatorial speeds with tPD as fast as 10 ns

– Counter frequencies of up to 100 MHz

– Pipelined data rates of up to 125 MHz

■ Programmable I/O architecture with up to 20 inputs or 16 outputs and 2 clock pins

■ EP610 and EP610I devices are pin-, function-, and programming file-compatible

■ Programmable clock option for independent clocking of all registers

■ Macrocells individually programmable as D, T, JK, or SR flipflops, or for combinatorial operation

■ Available in the following packages (see Figure 7):

– 24-pin small-outline integrated circuit (plastic SOIC only)

– 24-pin ceramic and plastic dual in-line package (CerDIP and PDIP)

– 28-pin plastic J-lead chip carrier (PLCC)


  • Q: Does the price of EP910IPC-50 devices fluctuate frequently?
  • The FPGAkey search engine monitors the EP910IPC-50 inventory quantity and price of global electronic component suppliers in real time, and regularly records historical price data. You can view the historical price trends of electronic components to provide a basis for your purchasing decisions.
  • Q: Do I have to sign up on the website to make an inquiry for EP910IPC-50?
  • No, only submit the quantity, email address and other contact information required for the inquiry of EP910IPC-50, but you need to sign up for the post comments and resource downloads.
  • Q: How can I obtain software development tools related to the Altera FPGA platform?
  • Quartus Prime Modelsim is the corresponding programming software for FPGA produced by Altera/Intel. The specific choice depends on personal habits and functional requirements to specifically select a more suitable match. You can search and download through the FPGA resource channel.
  • Q: Where can I purchase Altera EP910I Development Boards, Evaluation Boards, or Classic EPLD Starter Kit? also provide technical information?
  • FPGAkey does not provide development board purchase services for the time being, but customers often consult about ZedBoard, Basys 3 board, TinyFPGA BX, Nexys4-DDR, Terasic DE10-Nano, Digilent Arty S7, etc. If you need relevant technical information, you can submit feedback information, our technicians will contact you soon.
  • Q: How to obtain EP910IPC-50 technical support documents?
  • Enter the "EP910IPC-50" keyword in the search box of the website, or find these through the Download Channel or FPGA Forum .
  • Q: What should I do if I did not receive the technical support for EP910IPC50 in time?
  • Depending on the time difference between your location and our location, it may take several hours for us to reply, please be patient, our FPGA technical engineer will help you with the EP910IPC-50 pinout information, replacement, datasheet in pdf, programming tools, starter kit, etc.

Application Field

  • AI

    Artificial Intelligence

  • 5G Technology

    5G Technology

  • Cloud Computing

    Cloud Computing

  • Consumer Electronics

    Consumer Electronics

  • Wireless

    Wireless Technology

  • Industrial Control

    Industrial Control

  • Internet of Things

    Internet of Things

  • Medical Equipment

    Medical Equipment

Technical Documents

EP910IPC-50 PDF Preview

EP910IPC-50 Tags

  • Altera EP910I
  • EP910I development board
  • Classic EPLD evaluation kit
  • Altera Classic EPLD development board
  • Classic EPLD starter kit
  • Classic EPLD EP910I
  • EP910I reference design
  • EP910I evaluation board
  • EP910IPC-50 Datasheet PDF

Other Authorized Distributors (Fpgakey will provide Competitive price from all franchised resource.)

  • BUY
  • avnet
  • EP910ILC-12
  • Altera Corporation
  • 0
  • 16+ $23.4300
    20+ $23.1000
    40+ $22.4400
    80+ $21.9450
    160+ $21.1200
    800+ $20.6250
    1600+ $20.1300

Need Help?


If you have any questions about the product and related issues, Please contact us.