This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Familis > Altera ARRIA V GZ FPGA

Altera

Altera ARRIA V GZ FPGA

ARRIA V GZ FPGA

When you use Arria V GZ devices, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of Arria V GZ devices, you must consider the operating requirements described in this datasheet.
Arria V GZ devices are offered in commercial and industrial temperature grades.
Commercial devices are offered in –3 (fastest) and –4 core speed grades. Industrial devices are offered in –3L and –4 core speed grades. Arria V GZ devices are offered in –2 and –3 transceiver speed grades.

Arria V GZ devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a –3 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is [625 ps + (10 × 11 ps) ± 20 ps] = 735 ps ± 20 ps.

Memory Output Clock Jitter Specification for Arria V GZ Devices:
The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Intel recommends using PHY clock networks whenever possible.
Sample Ordering Code and Available Options for Arria V GZ Devices:

Maximum Resource Counts for Arria V GZ Devices:


Package Plan for Arria V GZ Devices:

ARRIA V GZ FPGA Documents

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.