A1020A-PG84M of Actel FPGA ACT 1 Families

A1020A-PG84M FPGAs Overview

The ACT4 1 family of field programmable gate aays (FPGAS) offers a variety of packagc, speed, and application combinations. Derices are implemented in silicon gate. 1.2-micron or 2-micron two-level: metalCMOS, and they employ Acte's PLICETM antfiuse technology. The unique archicure ofiers gate aray fobility, high performance, and instant turmaround through user programming Device uiliation is tplially 95% of available logie modukes.

ACT 1 devices also provide system designers with unique on-chip diagnostie probe capabilities, llowing convenient testing and debugging Additional features inchude anon-chip clock driver with a hardwired distnbution network. The networt pronides eficient clock distribution with minimum skew.

The user-definable IOs are capable of drving at both TIL. and CMOS drive levels. Arailable packages include plastic and ceramic J-leaded chip carriers, ceramic and plastic

quad flatpacds, and ceramic pin grid array. A security fuse may be programmed to disable al further programming and to proteet the design from being copied or reverse engineered.

Features

●Up to 2000 Gate Aray Gates (6000 PLD/LCATM equivalent gates)
●Replaces up to 53 TTL Packages
●Replaces up to 17 20-Pin PALIM Packages
●Design Library with over 250 Functions
●Gate Array Architecture Allows Completely Automatic Place and Route
●Up to 547 Programmable Logic Modules
●Up to273 Flip-Flops
●Fip-Flop Toggle Ratcs to 100 MHz
●Two In-Circuit Digostic Probe Pins Support Speed Analysis to 50 MHz
●BuiltIn High Speed Clock Distribution Network
●I/O Drive to4 mA
●Nonrolatile, User Programmable
●Logic Fully Tested Prior to Shipment

FAQ

Q: Does the price of A1020A-PG84M devices fluctuate frequently?
The FPGAkey search engine monitors the A1020A-PG84M inventory quantity and price of global electronic component suppliers in real time, and regularly records historical price data. You can view the historical price trends of electronic components to provide a basis for your purchasing decisions.
Q: Do I have to sign up on the website to make an inquiry for A1020A-PG84M?
No, only submit the quantity, email address and other contact information required for the inquiry of A1020A-PG84M, but you need to sign up for the post comments and resource downloads.
Q: How can I obtain software development tools related to the Actel FPGA platform?
The specific choice depends on personal habits and functional requirements to specifically select a more suitable match. You can search and download through the FPGA resource channel.
Q: Where can I purchase Actel A1020A Development Boards, Evaluation Boards, or FPGA ACT 1 Starter Kit? also provide technical information?
FPGAkey does not provide development board purchase services for the time being, but customers often consult about ZedBoard, Basys 3 board, TinyFPGA BX, Nexys4-DDR, Terasic DE10-Nano, Digilent Arty S7, etc. If you need relevant technical information, you can submit feedback information, our technicians will contact you soon.
Q: How to obtain A1020A-PG84M technical support documents?
Enter the "A1020A-PG84M" keyword in the search box of the website, or find these through the Download Channel or FPGA Forum .
Q: What should I do if I did not receive the technical support for A1020APG84M in time?
Depending on the time difference between your location and our location, it may take several hours for us to reply, please be patient, our FPGA technical engineer will help you with the A1020A-PG84M pinout information, replacement, datasheet in pdf, programming tools, starter kit, etc.

Application Field

Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment

A1020A-PG84M Specifications

Specification	Value
Rohs Code	No
Part Life Cycle Code	Obsolete
Ihs Manufacturer	ACTEL CORP
Package Description	CERAMIC, PGA-84
Reach Compliance Code	unknown
Additional Feature	MAX 69 I/OS
Clock Frequency-Max	95 MHz
Combinatorial Delay of a CLB-Max	10.8 ns
JESD-30 Code	S-CPGA-P84
JESD-609 Code	e0
Length	27.94 mm
Number of CLBs	547
Number of Equivalent Gates	2000
Number of Inputs	69
Number of Logic Cells	547
Number of Outputs	69
Number of Terminals	84
Operating Temperature-Max	125 °C
Operating Temperature-Min	-55 °C
Organization	547 CLBS, 2000 GATES
Package Body Material	CERAMIC, METAL-SEALED COFIRED
Package Code	PGA
Package Equivalence Code	PGA84M,11X11
Package Shape	SQUARE
Package Style	GRID ARRAY
Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY
Qualification Status	Not Qualified
Seated Height-Max	4.318 mm
Supply Voltage-Max	5.5 V
Supply Voltage-Min	4.5 V
Supply Voltage-Nom	5 V
Surface Mount	NO
Technology	CMOS
Temperature Grade	MILITARY
Terminal Finish	TIN LEAD
Terminal Form	PIN/PEG
Terminal Pitch	2.54 mm
Terminal Position	PERPENDICULAR
Width	27.94 mm